ABSTRACT A tunnel field-effect transistor with segmented channels (Seg-TFET) on a corrugated substrate is proposed. The Seg-TFET takes advantage of using three stripes and the selective contact configuration to define the direction of current, and thereby its device performance can be improved. Furthermore, the process flow of the Seg-TFET demonstrates a substantiation of the new device structure. Consequently, its current flow is simply defined by adjusting the appropriate contact configuration at metal-zero-level without any additional front-end-of-line process.
I. INTRODUCTION
Tunnel field effect transistor (TFET) is a promising device for low power applications such as Internet of things (IoT) [1] - [6] . Because of non-scaled thermal voltage, the subthreshold swing (SS) of conventional metal oxide semiconductor field effect transistor (MOSFET) does not reach to sub-60-mV/decade at room temperature. However, as the operational principle of TFET is involved with the band-to-band tunneling (BTBT) process at the interface between source and channel, the TFET can overcome the physical limit of SS, i.e., SS can be lower than 60-mV/decade at 300 K. In spite of the feature of sub-60-mV/decade SS for low power applications, a conventional TFET (i.e., p-in TFET) is characterized by several problems such as low device performance (e.g., insufficient on-state drive current and average SS) and unidirectional current flow (intrinsically caused by its asymmetric device structure). Although several previous studies have been proposed to improve device performance by exploiting small band-gap materials in the source region of p-i-n TFET [4] - [10] and/or to alleviate unidirectional current issue by symmetrical device structure, which has bidirectional current flow [11] - [12] , there still exists room to improve the device performances of TFET (e.g., I ON /I OFF ratio and SS).
In this study, a TFET with segmented channels (Seg-TFET) is proposed and investigated using technology computer aided design (TCAD) simulation tool. A process flow scheme for the Seg-TFET is provided in Section II. To improve the device performance, a low bandgap semiconductor (e.g., germanium) is used in the stripes of the Seg-TFET. In particular, we provide a new method of defining source and drain regions, to determine the source-to-drain current flow in TFET.
II. DEVICE DESIGN AND FABRICATION
Figure 1(a) shows a bird's eye-view of the Seg-TFET on a corrugated substrate [13] . L G is the physical gate length. The gate oxide and shallow trench isolation (STI) consist of HfO 2 and SiO 2 , respectively. The total channel width (W G ) of the active region, including the stripe height and width is 96 nm (i.e., W G = 6 × (H RECESS − H VSTI ) + 3 × W STRIPE ). Note that the layout width of the active region is labeled as W ACTIVE . Figs. 1(b) and 1(c) illustrate the cross-sectional view and the top view of the Seg-TFET, respectively. W STRIPE and W VSTI indicate the layout width of the stripe and that of very shallow trench isolation (VSTI), respectively [13] . Three stripes are labeled as Stripe_1, Stripe_2, and Stripe_3, as shown in Fig. 1(c) . The source and drain regions are heavily doped with different types of dopants (i.e., 6 × 10 19 cm −3 for p-type sources, and 1 × 10 19 cm −3 for n-type drains), and the channel region is lightly doped (i.e., 5 × 10 15 cm −3 , and n-type). H VSTI , H Ge , and H RECESS represent the height (or thickness) of VSTI, the height of Ge stripe, and the height from the top of the stripe down to the bottom of VSTI, respectively. The work function of metal gate is labeled as M . Note that the specific values of device parameters used in this study are summarized in Table 1 .
The silicon-based corrugated substrate with germanium (Ge) stripes would be used to enhance the performance of the Seg-TFET. At first, to form the Ge stripes, Si stripes in a silicon-corrugated substrate may be selectively etched to the depth of H Ge [see Fig. 1(b) ], and then an in-situ phosphorus doped Ge (n-type, N C = 5 × 10 15 cm −3 ) could be filled. Using high density plasma chemical vapor deposition (HDPCVD), STI and VSTI regions can be identified, and then chemical mechanical planarization (CMP) would be used/followed to flatten the surface. A dummy gate stack around the channel region of the device may be then used. To fabricate the dummy gate stack, the dummy gate material is deposited and then patterned. To form the heavily-doped Ge source and drain regions in the stripes (i.e., Stripe_1, 2, and 3) except for the channel region, the source/drain regions can be removed through the highly selective and isotropic etching process. Then, in-situdoped p-type Ge would be selectively grown on Stripes_1 and 3 before growing in-situ-doped n-type Ge on Stripe_2 [15] - [17] . Finally, after removing the dummy gate stack, the gate oxide and metal gate may be fabricated by atomic layer deposition (ALD) and chemical vapor deposition (CVD).
The current flow in Seg-TFET cannot be changed once the contact configuration at metal-zero (M0)-level [previously known as contact layer, which is located right below metal-one-level in back-end-of-line (BEOL)] is set. At the M0-level, the Seg-TFET has two types of contact configurations [see Figs (2) Type-II contact configuration: On the contrary, if the two contacts on the right side of the gate are chosen as the source region (of course, a contact on the left side is selected as the drain region), the tunneled electrons from the source region can flow to the left (drain) contact through the channel region. Therefore, these selective contact configurations at M0-level can determine the direction of drain-to-source current. This means that the proposed Seg-TFET can possibly determine the desired current direction of the device (i.e., either left to right or right to left) at the M0 contact level.
III. DEVICE SIMULATION
To investigate the device performance of Seg-TFET, both dynamic nonlocal path BTBT model and dynamic nonlocal path TAT model are used: (1) the dynamic nonlocal path BTBT model can take into account the gradient of the energy band along the total tunneling path at the sourceto-channel interface in the Seg-TFET. Furthermore, this model is appropriate for abrupt heterojunctions with nonuniform electric field. Carriers (i.e., electrons or holes) are nonlocally generated at the end of the tunneling path, and thereafter, the tunneling generation rate can be calculated by integrating the tunneling path. Using Kane's and Keldysh's model [18] - [20] , two coefficients (i.e., A and B parameters) that were theoretically calculated are utilized [21] and summarized in Table 2 . (2) Based on the Schenk's model [23] , the dynamic nonlocal path trapassisted tunneling (TAT) model is used to address the impact of defects (e.g., dislocation) at the hetero-interface (i.e., at 622 VOLUME 7, 2019 (a) (b) the Si/Ge interface) [24] . Unlike Si, there is generally a slight difference between the direct bandgap of 0.8 eV at the valley and the indirect bandgap of 0.66 eV at the L valley in Ge. Therefore, the simulation includes the direct and phonon-assisted tunneling process, so that reliable simulation results are obtained. Finally, the Shockley-Read-Hall recombination, drift-diffusion carrier, and doping-dependent band-gap narrowing model are activated.
IV. RESULTS AND DISCUSSION
The electron BTBT generation rate [see Figs To investigate how the electrons in the proposed Seg-TFET move, Fig. 3 shows the step-by-step processes of electrons' flow, when the type-I configuration is adopted. First, electrons are generated by BTBT at the interfaces of . Similarly, the current flow direction can be understood, in case of the type-II contact configuration. Figure 4 shows the simulated I DS versus V GS of the Seg-TFET at V DS = 0.5 V or 0.1 V. V GS is swept from 0 V to + V DD (= 0.5 V) for Fig. 4(a) , while V GS is swept from -V DD to + V DD for Fig. 4(b) to investigate an ambipolar current. As shown in Fig. 4(a) , the Seg-TFET has an off-state leakage current (I OFF ) of ∼ 1 pA/µm and an on-state drive current (I ON ) of ∼ 3 µA/µm at V DS = 0.5 V. The threshold voltage (V TH ) is defined as the V GS when the drain current is 1 × 10 −8 A/µm. The minimum SS is 30 mV/decade at 300 K, and the average SS, which is calculated in the range from 0 V to V TH , is 42 mV/decade at 300 K. Because the Seg-TFET used a unique corrugated-substrate with some advantages [13] - [14] , its lower aspect ratio of stripes in the device (i.e., the multi-striped device can be wide and short while the fin of FinFET must be narrow and tall) can suppress short-channel effects. Furthermore, because the Seg-TFET has its own VSTI regions in-between stripes, the gate-to-channel controllability can be improved because of the fringing electric fields through the VSTI regions. As a result, the drain-induced barrier thinning (DIBT) is relatively low (i.e., DIBT of the Seg-TFET is 31 mV/V). As shown in Fig. 4(b) , the Seg-TFET has an ambipolar-state current (I AM ) of ∼ 2 × 10 −2 µA/µm at V GS = − 0.5 V and V DS = + 0.5 V. If V GS is biased negatively, an ambipolar current should be appeared, where the tunneling is occurred between the stripe_1 and the stripe_2 or between the stripe_3 and the stripe_2. Herein, it is noteworthy that the ambipolar current is even lower than I OFF (∼ 1 pA/µm), when V GS is swept down to −0.2 V. Figure 5 shows the comparisons between the proposed Seg-TFET and a Ge-based conventional p-i-n TFET with bulk substrate (named as Conv. Ge-TFET). Herein, the Conv. Ge-TFET means an intrinsic conventional TFET (which has a well-matched physical geometry with the Seg-TFET, e.g., identical channel length [i.e., L G for the Seg-TFET, which was indicated in Fig. 1(a) ], width, and source/drain (S/D) length, etc. [see Fig. 5(b)]) . Note that the active regions (i.e., source, channel and drain) for the TFET are filled with Ge but the other regions are filled with Si. Fig. 5(c) shows the 624 VOLUME 7, 2019 simulated I DS versus V GS of the two TFETs at V DS = 0.5 V or 0.1 V. As shown in Fig. 5(c) , the Seg-TFET demonstrates the improved device performance, electrostatic integrity, and benefits in terms of DIBT (e.g., the DIBT value of the Conv. Ge-TFET is 52 mV/V, while that of the Seg-TFET is 31 mV/V) and an effective drive current (I eff ), e.g., I eff of the Conv. Ge-TFET is 1.10 µA/µm, while that of the Seg-TFET is 1.33 µA/µm. Note that I eff is estimated using I Because of the aforementioned advantages of the Seg-TFET, the Seg-TFET can suppress short-channel effects as well as enhance gate-to-channel controllability through its own device structure. Furthermore, the Seg-TFET has another advantage of having a longer effective channel length (L eff ), due to its unique current path. As shown in Fig. 1(c) , L eff is defined as follow:
It is noteworthy that L eff is twice longer than the physical gate length (L G = 35 nm). As a result, as shown in Fig. 5(d) , the subthreshold swing (SS) value of the Seg-TFET is relatively reduced by the enhanced BTBT at a low gate voltage condition, i.e., the minimum SS of the Seg-TFET is 30 mV/decade, while that of the Conv. Ge-TFET is 41 mV/decade. Therefore, the proposed TFET demonstrates that its structure is more suitable for low power application.
V. CONCLUSION
A novel device structure called Seg-TFET is proposed and studied to improve its device performance for dealing with the intrinsic problems of conventional p-i-n TFET (e.g., low on-state drive current and pre-defined current direction). The Seg-TFET consists of three Ge stripes on a Si-based corrugated substrate, such that two types of contact configurations can be applied for determining the current direction in the TFET. The Seg-TFET ensures that a simple adjustment of the contact configuration at the M0-level can determine the current direction of the device, irrespective of doping process (since the location of doping for each stripe in the Seg-TFET has been pre-located).
To substantiate the structure of the novel device, a process flow scheme and a supplementary procedure for current flow were discussed. Furthermore, because all the source/drain contacts of Seg-TFET on the corrugated substrate are separately formed on different stripes and the gate-to-channel controllability is improved, the DIBT value is significantly low, e.g., DIBT ∼ 31 mV/V. This indicates that the drain current and the BTBT generation rate are well controlled by the gate voltage (not the drain voltage).
